2006年ESD最新论文
上传用户：zhuanjifen
上传日期：2013-09-22
文件类型：PDF
文件大小：1382.15K
资料积分：0分 积分不够怎么办？
2006_ESD failure mechanisms of analog I_O cells in 0[1]102
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 6, NO. 1, MARCH 2006
ESD Failure Mechanisms of Analog I/O Cells in 0.18-m CMOS Technology
Ming-Dou Ker, Senior Member, IEEE, Shih-Hung Chen, and Che-Hao Chuang
Abstract―Different electrostatic discharge (ESD) protection schemes have been investigated to nd the optimal ESD protection design for an analog input/output (I/O) buffer in 0.18-m 1.8- and 3.3-V CMOS technology. Three power-rail ESD clamp devices were used in power-rail ESD clamp circuits to compare the protection efciency in analog I/O applications, namely: 1) gate-driven NMOS; 2) substrate-triggered eld-oxide device, and 3) substrate-triggered NMOS with dummy gate. From the experimental results, the pure-diode ESD protection devices and the power-rail ESD clamp cir
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 6, NO. 1, MARCH 2006
ESD Failure Mechanisms of Analog I/O Cells in 0.18-m CMOS Technology
Ming-Dou Ker, Senior Member, IEEE, Shih-Hung Chen, and Che-Hao Chuang
Abstract―Different electrostatic discharge (ESD) protection schemes have been investigated to nd the optimal ESD protection design for an analog input/output (I/O) buffer in 0.18-m 1.8- and 3.3-V CMOS technology. Three power-rail ESD clamp devices were used in power-rail ESD clamp circuits to compare the protection efciency in analog I/O applications, namely: 1) gate-driven NMOS; 2) substrate-triggered eld-oxide device, and 3) substrate-triggered NMOS with dummy gate. From the experimental results, the pure-diode ESD protection devices and the power-rail ESD clamp cir
关键词： failure mechanisms analog cells
加入微信
获取电子行业最新资讯
搜索微信公众号：EEPW
或用微信扫描左侧二维码